PLUS Search Results for S/N 09787353, Searched January 25, 2005

The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

09787353_QUAL

09787353_CLS Most Frequently Occurring Classifications of Patents Returned From A Search of 09787353 on January 25, 2005

```
Original Classifications
3 710/110
3 710/118
           710/100
710/105
            710/107
            710/112
710/266
710/306
Cross-Reference Classifications
4 710/107
4 710/110
            710/113
     32222222222
           370/376
709/237
710/100
710/105
710/118
            710/269
            711/145
711/146
711/150
711/169
Combined Classifications
7 710/110
6 710/107
            710/118
710/100
     4
           710/105
710/105
710/113
710/266
711/145
370/376
     332222222222222
             370/535
           700/2
709/237
710/112
710/269
711/141
            711/144
           711/144
711/146
711/149
711/150
711/169
714/24
            714/805
```

09787353_CLSTITLES Titles of Most Frequently Occurring Classifications of Patents Returned From A Search of 09787353 on January 25, 2005

7	710/110 Class 710/100 710/107 710/110	710	OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus access regulationBus master/slave controlling
6	710/107 Class 710/100 710/107	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
5	710/118 Class 710/100 710/107 710/113 710/118		TRANSACTION PROCESSING)
4		710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
4		710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
4	710/113 Class 710/100 710/107 710/113		OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus access regulationCentralized bus arbitration
3	710/266 Class 710/260 710/266	710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTERRUPT PROCESSING .Programmable interrupt processing
3	711/145 Class 711/100 711/117 711/118 711/141 711/145	711	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL .Hierarchical memoriesCachingCoherencyAccess control bit

09787353_CLSTITLES

```
370/376
                   (0 \text{ OR}, 2 \text{ XR})
                 370 :
                         MULTIPLEX COMMUNICATIONS
         Class
         370/351
370/357
                        PATHFINDING OR ROUTING
                        .Through a circuit_switch
                        ... Switching control ... Time switch, per se (e.g., T or T-T)
         370/360
         370/375
                         ....Time slot interchange, per se
         370/376
2 370/535
                   (1 OR, 1 XR)
                 370 : MULTIPLEX COMMUNICATIONS
         Class
         370/473
                        ..Transmission of a single message having
                        multiple packets
.Combining or distributing information via time
         370/498
                             channels
         370/535
                        ..Multiplexing combined with demultiplexing
  700/2
                   (1 \text{ OR}, 1 \text{ XR})
                 700:
                        DATA PROCESSING: GENERIC CONTROL SYSTEMS OR
        Class
                          SPECIFIC APPLICATIONS
         700/1
                        GENERIC CONTROL SYSTEM, APPARATUS OR PROCESS
                         .Plural processors
         700/2
  709/237
                   (0 \text{ OR}, 2 \text{ XR})
        class
                 709 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                          SYSTEMS: MULTIPLE COMPUTER OR PROCESS
                                                                        COORDINATING
        709/200
                        MULTICOMPUTER DATA TRANSFERRING
                        .Computer-to-computer protocol implementing ..Computer-to-computer handshaking
         709/230
         709/237
  710/112
                   (2 OR, 0 XR)
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
        Class
                 710 :
                           PROCESSING SYSTEMS: INPUT/OUTPUT
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
         710/100
                              TRANSACTION PROCESSING)
         710/107
                        .Bus access regulation
        710/112
                        ..Bus request queuing
  710/269
                   (0 \text{ OR}, 2 \text{ XR})
        Class
                 710 :
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
                          PROCESSING SYSTEMS: INPUT/OUTPUT
                        INTERRUPT PROCESSING
         710/260
         710/269
                        .Handling vector
  710/306
                   (2 OR, 0 XR)
        Class
                 710 :
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
                           PROCESSING SYSTEMS: INPUT/OUTPUT
        710/100
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
                              TRANSACTION PROCESSING)
                        .Bus interface architecture
         710/305
        710/306
                         ..Bus bridge
  711/141
                   (1 OR, 1 XR)
        Class
                 711:
                         ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                          SYSTEMS: MEMORY
                        STORAGE ACCESSING AND CONTROL
         711/100
                        .Hierarchical memories
         711/117
         711/118
                        ..Caching
         711/141
                        ... Coherency
2 711/144
                   (1 \text{ OR}, 1 \text{ XR})
        class
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                           SYSTEMS: MEMORY
```

```
09787353_CLSTITLES
         711/100
                        STORAGE ACCESSING AND CONTROL
         711/117
                         .Hierarchical memories
         711/118
                        ...Caching
         711/141
                        ...Coherency
         711/144
                         ....Cache status data bit
2 711/146
                   (0 \text{ OR}, 2 \text{ XR})
         Class
                  711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                           SYSTEMS: MEMORY
         711/100
                        STORAGE ACCESSING AND CONTROL
         711/117
                         .Hierarchical memories
         711/118
711/141
                        ..Caching
                        ...Coherency
         711/146
                         ....Snooping
                   (1 OR, 1 XR)
  711/149
                  711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
         Class
                           SYSTEMS: MEMORY
         711/100
711/147
                        STORAGE ACCESSING AND CONTROL
                         .Shared memory area
         711/149
                         ..Multiport memory
  711/150
                   (0 \text{ OR}, 2 \text{ XR})
         Class
                  711:
                         ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                           SYSTEMS: MEMORY
         711/100
                        STORAGE ACCESSING AND CONTROL
                        .Shared memory area
..Simultaneous access regulation
         711/147
         711/150
2
 711/169
                   (0 \text{ OR}, 2 \text{ XR})
                  711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
         Class
                           SYSTEMS: MEMORY
         711/100
                        STORAGE ACCESSING AND CONTROL
         711/167
                         .Access timing
         711/169
                         .. Memory access pipelining
2 714/24
                   (1 \text{ OR}, 1 \text{ XR})
                  714 : ERROR DETECTION/CORRECTION AND FAULT
         class
                           DETECTION/RECOVERY
         714/100
                        DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING
         714/1
                         .Reliability and availability
         714/2
                         ...Fault recovery
         714/24
                         ...Safe shutdown
2 714/805
                   (1 \text{ OR}, 1 \text{ XR})
        Class
                         ERROR DETECTION/CORRECTION AND FAULT
                           DETECTION/RECOVERY
        714/699
714/799
                        PULSE OR DATA ERROR HANDLING
                        .Error/fault detection technique
         714/800
                         ..Parity bit
         714/805
                         ...Storage accessing (e.g., address parity
                            check)
```